




Sierra Components, Inc.

2222 Park Place Building 3 Suite E • Minden, Nevada 89423

Phone: 775.783.4940 Fax: 775.783.4947

Chip back potential is the level which bulk silicon is maintained by on-chip connection, or it is the level to which the chip back must be connected when specifically stated below. If no potential is given the chip back should be isolated.



<u>Pad</u>	<u>Function</u>	<u>Pad</u>	<u>Function</u>	<u>Pad</u>	<u>Function</u>	NOTES:
1	+V _{SUPPLY}	11	IN 1B	21	IN 3A	NC = No Connect
2	OUT B	12	GND	22	IN 4A	
3	NC	13	V _{REF}	23	IN 5A	Chip back may be left floating or connected to -V _{SUPPLY} *
4	IN 8B	14	NC	24	IN 6A	
5	IN 7B	15	ADDRESS A ₂	25	IN 7A	Die layout is the same as HIO-0507A range.
6	IN 6B	16	ADDRESS A ₁	26	IN 8A	
7	IN 5B	17	ADDRESS A ₀	27	-V _{SUPPLY}	OUT A
8	IN 4B	18	ENABLE	28	OUT A	
9	IN 3B	19	IN 1A			
10	IN 2B	20	IN 2A			

Topside Metal: Al

Backside: Si

Backside Potential: -V

Mask Ref: 16902

Bond Pads : .004" min

APPROVED BY: CD

MFG: Harris

DIE SIZE : .159" x .084"

THICKNESS: .019"

DATE: 2/5/01

P/N: HIO-507A-2